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Abstract In this paper we study the stability of a phase-locked loop (PLL) in the
presence of noise. We represent the noise as Brownian motion and model the circuit
as a nonlinear stochastic differential equation, with the noise lumped at the phase
detector input. We show that for the PLL, the theory of asymptotics of singular
diffusions can be applied and we use this theory to develop a new figure of merit
which we call a stability margin. The stability margin provides easily computable
bounds on the acceptable noise levels for which stability is guaranteed. Through
simulation, we show that such a sufficient bound provides a realistic prediction for
PLL stability.
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1 Introduction
A phase-locked loop (PLL) is a circuit that synchronizes its output signal with
the phase and frequency of its reference signal. Phase-locked loops are used in
clock generation, frequency synthesis and modulation [1,2,3]. Generally, a PLL is
composed of a phase detector, loop filter, voltage-controlled oscillator (VCO) and a
feedback loop containing a divide-by-N counter for frequency synthesis (Figure 1).
In the ideal synchronized or locked state, the phase error between the reference and
output signals is practically zero and the frequency error is zero. However, in the
presence of noise, this tracking is degraded and the signals may not lock exactly.
In practice, designers account for the presence of noise by placing the system poles
further into the left-half plane and by making conservative design decisions [4,5].
Due to the nonlinearity of the PLL while achieving phase lock, its stochastic
stability is still an active area of research [6,7,8]. In [6] the authors use reachability
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analysis to adjust the PLL lock range and adjust initial inputs, such as phase er-
ror. Mehrotra [7] derives a general expression for the PLL output spectrum using
a stochastic differential equation (SDE). Both [6] and [7] are useful as simulation
tools, but they do not explicitly investigate the PLL’s stability. Another applica-
tion of SDE models in [8] uses estimation to derive the PLL stability conditions,
although the derivation uses formal stochastic methods and is not easily accessible
to typical circuit designers. In this paper, we focus on PLL stability in the pres-
ence of noise and, following [6,7,8], we focus on thermal noise. We represent the
noise as Brownian motion and model the circuit as a nonlinear stochastic differen-
tial equation, with the noise lumped at the phase detector input. We then apply
the asymptotics of singular diffusions discussed in [9] to develop a new figure of
merit called the stability margin. The stability margin provides easily computable
bounds on the acceptable noise levels for which stability is guaranteed. Through
simulation, we show that such a sufficient bound provides a realistic prediction for
PLL stability.
This paper is organized as follows. Section 2 first models the PLL as a nonlinear
time-invariant system. Noise is then introduced to the model following [9] and the
PLL is described as a diffusion process using an SDE. This model allows the
introduction of Theorem 1 ([9, Theorem 4.1]), which provides sufficient conditions
for the PLL to be stable in the presences of input-referred noise. In Section 3, the
PLL system is linearized and we show that for a multiplier type phase detector and
a passive lead-lag filter the hypotheses of Theorem 1 hold. A new figure of merit
called the stability margin is introduced. It depends on noise power levels and
the linearized system dynamics and is used to guarantee the stochastic stability
of the PLL. In Section 4, the use of the stability margin is first illustrated on
an RLC circuit. It is then illustrated on four PLL configurations. The theoretical
predictions are compared to a simple circuit, and the time domain simulations are
verified. Section 5 presents conclusions.
2 System Model and Stability Bounds








Fig. 1: Block diagram of a phase-locked loop.
detector. Using the familiar identity
2 sin (ω1t+ θ1(t)) cos (ω2t+ θ2(t)) = sin ((ω1 + ω2)t+ θ1(t) + θ2(t))
+ sin ((ω1 − ω2)t+ θ1(t)− θ2(t)),
(1)
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we make two fundamental assumptions [10] that lead to a common model of a
PLL.
(1) The first term on the right side of the equality (1) is attenuated by the lowpass
filter.
(2) The reference and output frequencies are approximately equal, ω1 ≈ ω2, so
that difference can be incorporated into θ2(t).
These assumptions mean that the VCO can be modelled as an integrator [1] and
leads to the model in Figure 2. We now proceed to find a nonlinear state model for
Fig. 2: Simplified block diagram of a phase-locked loop.
the system in Figure 2. We denote the strictly proper state model of the VCO by
the 4-tuple of matrices (Ao, Bo, Co, Do) where, for the integrator, Ao = 0, Bo = 1,
Co = Ko, Do = 0. We denote the minimal state model of the low pass filter by
the 4-tuple of matrices (Af , Bf , Cf , Df ). The dimension of the square matrix Af
equals the order of the filter F (s). Then the state model of the cascade connection


















where the state x(t) = (x1(t), x2(t)) is comprised of the state of the filter (x1(t))
and the state of the VCO (x2(t)).
Example 1 For the case of a passive lead-lag filter
Ud(s)
Uf (s)
= F (s) =
1 + τ2s
1 + s(τ1 + τ2)
=
1− τ2τ1+τ2




































where x(t) = (x1(t), x2(t)) ∈ R2. N
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If we treat the phase error θe := θ1 − θ2 as the system output then the above





























System (4) is a nonlinear time-invariant system with input θ1 and output θe of
the form
ẋ(t) = Ax(t) +B sin (θ1(t) + Cx(t))
θe(t) = Cx(t) + θ1(t)
(5)
where the dimensions of the constant matrices A, B, C depend on the order of the
lowpass filter.
Example 2 Re-visiting Example 1, in the case of the passive lead-lag filter the





























The model (5) assumes no noise sources in the circuit. One of the most important
properties of a PLL is its ability to suppress noise. Typically, the VCO and divide-
by-N counter both contribute a significant portion of noise to the PLL, including
both thermal/white and 1/f noise [11]. In the model developed in this section, we
follow [7] and consider white noise. Following [9] we treat the noisy system as a
diffusion process modelled by an SDE of the form
dX(t) = f(X(t), θ1(t))dt+ σ(X(t))dW (t)
θe(t) = CX(t) + θ1(t).
(6)
Here X(t) is the k-dimensional state vector in (5), f(X(t), θ1(t)) := AX(t) +
B sin (θ1(t) +
1
NCX(t)), W (t) is a standard k-dimensional Brownian motion and
σ(X(t)) ∈ Rk×k. The term σ(·) models the manner in which noise enters the
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The function σo models the way noise enters the VCO. When the VCO has a first
order model, σo is a real-valued function.
Given a PLL model (6), we are interested in finding a bound on σ(·) under
which stability of the circuit can be guaranteed. The bound is a function of both the
noise power levels and the poles of the linearized system. Stability in this context
means that the expectation of the solution to (6) is bounded and independent
of the initial conditions. The next section elaborates and describes the main tool
used to achieve such a characterization.
2.2 Stability Bounds and Asymptotics of Singular Diffusions
The main reference for this section is [9, Chapter 4]. Consider an SDE of the form
dX(t) = f(X(t))dt+ σ(X(t))dW (t) (8)
where X(t) ∈ Rk, f is continuously differentiable and {W (t)} is a k-dimensional
standard Brownian motion. An example of a singular diffusion1 SDE is the Ornstein-
Uhlenbeck process. In terms of circuits, the Ornstein-Uhlenbeck process can be
viewed as a model of an RC network with noise. The result in this section in-







denote the Jacobian of the vector field f . The next result motivates the analysis
of this paper.
Theorem 1 ([9, Theorem 4.1]) Let σ(·) be globally Lipschitz 2 on Rk, i.e.,
(∃λ0 ≥ 0)
(
∀x, y ∈ Rk
)
‖σ(x)− σ(y)‖ ≤ λ0‖x− y‖.







than or equal to −λ1 < 0, where kλ20 < 2λ1. Then there exists a unique invariant
distribution π(dz) for the diffusion, and p(t;x,dz) converges weakly to π(dy) as
t→∞, for every x ∈ Rk.
The proof of Thoerem 1 is based on the Itō integral [12,13]. If the conditions
of Theorem 1 hold, then for any initial condition X(0) = X0 ∈ Rk of (8), the




where E [·] is the expectation operator and sup is the supremum or least upper
bound, equivalent to the maximum in the context of this paper. Furthermore, for








1 Singular diffusion simply means that the matrix valued function σ : Rk → Rk×k in (8) is
singular, i.e., for all X ∈ Rk, det (σ(X)) = 0.
2 ‖ · ‖ can be any vector norm but is taken to be the Euclidean norm in this paper.
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In the context of the PLL (6), Theorem 1 can be used to predict stochastic stability.
If, under suitable assumption, the hypotheses of Theorem 1 hold for (6), then we
conclude that the expectation of its solutions are bounded and that the solution
does not depend on how the system is initialized. With the hypotheses holding,
Theorem 1 says that the probability distribution converges as t→∞. In essence,
the existence of a converged distribution is indicative of the stochastic stability of
the system [9,12,13]. Furthermore, by taking the logical negation of the theorem
statement, the analysis provides a necessary condition for the onset of instability.
We first compute the Jacobian (9) of the vector field in (6) and compute the
eigenvalues of Jsym =
1
2 (J+J
>). The matrix Jsym, being real and symmetric, has
only real eigenvalues. Next, assuming that they are all negative, we write them in
order of magnitude
−λn ≤ · · · ≤ −λ1 < 0.
From λ1 above we compute largest allowable Lipschitz constant λ0 using
kλ20 < 2λ1 (10)
where the number k depends on the order of the low pass filter used. Then, making
physically motivated assumptions on the function σ(·), we use λ0 to approximate
an upper bound on the allowable noise levels that ensure stability. This program
is undertaken in the next section for a PLL.
3 Stability Analysis
We begin by computing the Jacobian (9) of the vector field (5). We linearize the
system at the locked state, i.e., θe = 0, because in that case the Jacobian does
not depend on the state of (5) and we do not need to compute the associated
equilibrium state. The subsequent linear model is a good approximation of (5)



















For the sake of completeness we compute the linearization of (4) at θe = 0
















The associated input-output model is given by
Θe(s)
Θ1(s)


















. Let −λ1 < 0 denote its largest eigenvalue. Using (10)
we compute λ0. Using this number we define a quantity, the stability margin, as
SM := λ0‖x− y‖ − ‖σ(x)− σ(y)‖ (14)
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where x and y are different points in the state space of (6) and σ is given by (7).
We predict the PLL to be stable if SM > 0.
3.1 Coordinate Changes
One issue in the above approach is that it may happen that Jsym does not have all
negative eigenvalues, even when J(x) is Hurwitz. If the original system is governed
by a linear SDE then [9, Proposition 4.2] can be used to reach the same conclusion
as Theorem 1. Unfortunately that result does not provide the useful metric (14)
for measuring stability margin. We overcome this problem by applying a linear
coordinate change to the linearized model (12). The model (12) is generically









are controllable. The following result is standard. It states that there exists a linear
change of coordinates that takes a controllable linear system into controllable
canonical form.
Theorem 2 ([14]) Suppose that (A,B) is controllable and B ∈ Rn×1. Let the
characteristic polynomial of A be
sn + ans

















Then there exists a T such that
T−1AT = Ã, T−1B = B̃.
The matrix pair (Ã, B̃) in Theorem 2 is said to be in controllable canonical
form. Our procedure is the following.
(1) Convert the matrices (11), (15) into controllable canonical form using a non-
singular matrix T1 from Theorem 2.
(2) Pick a matrix J̃ so that J̃sym =
1
2 (J̃ + J̃
>) has all negative eigenvalues.
(3) Convert the matrices J̃ from step (2) and (15) into controllable canonical form
using a non-singular matrix T2 from Theorem 2.
(4) Select the circuit parameters in the matrices from step (1) so that they equal
the matrices from step (3).
Remark 1 Step (1) in the procedure above can be skipped if the state model for the
PLL is derived directly from the transfer function (13) of the linearized system.
In this case it possible to directly obtain a state model that is in controllable
canonical form, see Example 4. •
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3.2 PLL with First Order Filter
We now specialize our discussion to the case when F (s) is a first order filter as in
Examples 1 and 2 and take N = 1 in the divide by N counter. In this case (6) has
state dimension k = 2, σ(X) ∈ R2×2 and σo in (7) is a real-valued function.






































































To illustrate the ideas in Remark 1, we find an alternate state model for the PLL






















It is straight forward to show that both state models have the same input-output
properties, i.e., the same transfer function. N
To apply (14) to a PLL with a first order filter, we must apply two step inputs,
x and y. We treat x as a step voltage signal, representing a phase or frequency
step. Signal y represents a zero phase or frequency step. However, as is illustrated
in Figure 3, signal y is a non-zero voltage. As a result, we see that both diffusion
coefficients, σo(x) and σo(y), are non-zero and also one-dimensional. Thus, we can
rewrite SM as
SM = λ0|x− y| − |σo(x)− σo(y)|. (16)
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Fig. 3: Step Input Voltages.
We treat σ2o as the variance parameter of the Brownian motion and relate it to
some noise voltage, n, using the approximation
σ2ot = n
2 (17)
For simplicity, we now denote σo(x) by σx and σo(y) by σy. The time parameter,
t, in (17) is defined by the noise bandwidth. Thus, we can rewrite SM as
SM = λ0|x− y| −
∣∣∣nx√fnx − ny√fny∣∣∣ . (18)
In summary, to predict PLL stability using (18), we require two step voltages,
x and y, their respective noise voltages, nx and ny, and their respective noise
bandwidths, fnx and fny.
4 Simulation Results
4.1 RLC Circuit
We begin by demonstrating our approach on a simple series RLC circuit. This is












Since the system is already linear, we have J(x) = A. The eigenvalues of Jsym =
1
2 (J + J
>) are not all-negative even though A is Hurwitz. Thus, we must make
use of the procedure from Section 3.1.
We simulate this RLC circuit with a step input voltage, Vin, and solve it nu-
merically as an SDE.3 Thus, we can directly define the diffusion term, σ, in (8)
and use the definition of SM from (16).
Table 1 defines the circuit components and corresponding Lipschitz constraint,
λ0 obtained from (10). In Table 2, we have listed the stability predictions using (14)
for a constant diffusion term of 15 V. In calculating SM, we need two inputs, x and
y, with corresponding diffusion terms, σx and σy, respectively. In our calculations
for the RLC circuit, we set x = Vin and y = 0. As a result, σx is non-zero, while
we treat σy = 0. We will be measuring the voltage across the capacitor, vC(t).
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Table 1: Simulated RLC circuit configuration.
R (Ω) L (mH) C (nF) λ0
100 40.91 97.68 7.5
Table 2: RLC circuit stability predictions for a constant diffusion of 15 V.
Vin (V) σx (V) SM Stabiliy Prediction
0.1 15 -14.3 Unstable
2 15 0 Marginally Stable
4 15 14.9 Stable
Figure 4 shows the RLC circuit simulated at three different operating con-
ditions. When SM < 0 in Figure 4b, the voltage across the capacitor, vC(t),
shows significant oscillation, even when the noiseless simulation has already set-
tled. When SM = 0 in Figure 4d, there is still some oscillation in vC(t); however,
it appears to dwindle as the simulation continues. This is the marginally stable
case, which acts, in some sense, as the threshold between stability and instabil-
ity. Finally, when SM > 0 in Figure 4f, vC(t) shows some ripple, but approaches
steady-state near the end of the simulation time.
4.2 Phase-Locked Loop
We now present simulation results for four PLLs, each with the passive lead-lag
loop filter shown in Figure 5 designed to have high loop gain and a multiplier phase
detector. The PLL system parameters and component values are summarized in
Tables 3a and 3b, respectively. The noise is lumped at the input of the phase
detector.
The PLL configurations were determined using the methodology described
in Section 3. Consequently, each of the configurations listed in Table 3 has a
corresponding eigenvalue, λ0 of Jsym, that can be used in (14) to approximate the
system’s stability in the presence of noise.
Example 5 We demonstrate this stability margin calculation for PLL configuration
4. Since we know the passive lead-lag loop filter component values, we can calculate
the time constants
τ1 = 927.3 ms, τ2 = 97.37 µs
Using the transfer function state model from Example 4, we write the relevant



















3 The circuit was simulated in MATALB R© using the SDEtools library [15].
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(a) Step input of Vin = 0.1 V. Simulated
without noise.

















(b) Step input of Vin = 0.1 V. Simulated
with noise and unstable, SM = −14.3.

















(c) Step input of Vin = 2 V. Simulated
without noise.


















(d) Step input of Vin = 2 V. Simulated
with noise and marginally stable, SM = 0.

















(e) Step input of Vin = 4 V. Simulated
without noise.


















(f) Step input of Vin = 4 V. Simulated with
noise and stable, SM = 14.9.
Fig. 4: RLC circuit simulations with σx = 15 V.
We now assign J = A. Since Jsym =
1
2 (J + J
>) does not have all negative eigen-
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Fig. 5: Phase-locked loop with lead-lag loop filter and multiplier phase detector.
Table 3: Simulated PLL Configurations
(a) System Parameters
Configuration ωn (rad · s−1) ζ f3dB (Hz)
1 2509.42 0.38 820.351
2 2870.26 0.581 826.038
3 2509.42 0.753 810.961
4 20020 0.999 7655.97
(b) Passive Lead-Lag Filter Component Values
Configuration K0Kd (s
−1) R1 (kΩ) R2 (kΩ) C1 (nF)
1 24549 220 20 10
2 34001.45 390 39 10
3 39828.54 560 56 10
4 410686 91 10 10







Taking the eigenvalues of J̃sym, we determine −λ2 = −39998.5 and −λ1 = −1.5,




This value of λ0 allows us to calculate SM for PLL configuration 4. To proceed,
we must next choose the signal and noise values to be used in the simulation. N
In Table 4, we have chosen a constant noise voltage, nx, of 33 mV/
√
Hz. We
have chosen to restrict the noise bandwidth to half of the PLL’s loop filter band-
width, f3dB. Since each PLL configuration has a different bandwidth, σx is not
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Table 4: PLL stability predictions for constant noise voltage of 33 mV/
√
Hz.
Configuration System Poles λ0 σx (V) Stability
1 −1222.22± 2956.89 7.5 0.668 Above 37.7 dB
2 −1666.67± 2336.79 12.55 0.671 Above 37.6 dB
3 −1888.89± 1652.06 4.44 0.665 Above 37.7 dB
4 −20000± 894.62 1.73 2.042 Above 38.5 dB

























Fig. 6: Predicted stability for a constant noise voltage of 33 mV/
√
Hz for all
four PLL configurations. Here we have plotted the desired stability margin, SM,
against the allowable input signal, x, from (18). Although the noise voltage is held
constant, as we change the input signal, the noise bandwidth, fnx, also changes.
Thus, by sweeping SM to determine the corresponding x, we are also varying the
quantity of noise, σx.
constant across configurations. We have listed the PLL poles and eigenvalue, λ0,
to illustrate the PLL’s proximity to the right half-plane relative to the measure of
noise. Finally, we have listed the minimum SNR at which (14) predicts the PLL
to be stable (SM > 0). Since the noise voltage, and thus σx, is held constant in
Table 4, we are varying the step voltage input, x. Additionally, since signal y = 2.5
V for a zero frequency or phase step, we can calculate ny to be 25 mV/
√
Hz.
Table 4 predicts that as the PLL’s poles move farther into the left half-plane,
the PLL can generally tolerate a higher quantity of noise, represented by σ. This is
an expected result, since this represents increased robustness of the PLL’s stability.
This trend is most obvious between PLL configurations 3 and 4..
We have simulated these PLL configurations using the PLL Design and Sim-
ulation software provided in [1]. This software allows us to input a frequency or
phase step, choose an SNR and define a relative noise bandwidth. We have plotted
the four PLLs’ expected stability from (14) in Figure 6, where the minimum input
step voltage (y in Figure 3) is 2.5 V, analogous to a step input of 0 Hz. There
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(a) PLL configuration 1 simulated
with noise and fstep = 170 Hz. The
PLL is stable with SM = 2.
(b) PLL configuration 1 simulated
with noise and fstep = 5 Hz. Unstable
with SM = −0.11.
(c) PLL configuration 2 simulated
with noise and fstep = 115 Hz. Sta-
ble with SM = 2.
(d) PLL configuration 2 simulated
with noise and fstep = 4 Hz. Unstable
with SM = −0.13.
Fig. 7: PLL simulations at n = 33 mV/
√
Hz.
is significant variation in the stability estimate for the four configurations. As a
result, the SM simulation conditions chosen in Figure 6 vary between PLL config-
urations, specifically when SM < 0 to ensure that x ≈ y. Additionally, simulation
conditions for PLL configuration 4 were selected based on the maximum frequency
step that did not introduce additional distortion.
Table 5 describes the simulation conditions for PLL configuration 4. Given SM
< 0, we expect the PLL to oscillate, as illustrated in Figure 7h. To verify that
the signal distortion present on the phase detector output voltage, Ud, is a result
of oscillation and not superimposed noise, we have calculated the apparent SNR.
Since this value exceeds the input SNR by 3.93 dB, we can attribute the distortion
to instability. At SM = 1.5 in Figure 7g, the PLL is obviously stable. Given the
fact that the system poles in Table 3 for PLL configuration 4 are so deep into the
left half-plane, we expect this configuration to be the most stable.
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(e) PLL configuration 3 simulated
with noise and fstep = 580 Hz. Sta-
ble with SM = 2.
(f) PLL configuration 3 simulated
with noise and fstep = 4 Hz. Unstable
SM = −0.13.
(g) PLL configuration 4 simulated
with noise and fstep = 8700 Hz. Sta-
ble with SM = 1.5.
(h) PLL configuration 4 simulated
with noise and fstep = 460 Hz. Un-
stable with SM = −0.4.
Fig. 7: PLL simulations at n = 33 mV/
√
Hz (continued).
Figures 7b, 7d, and 7f show PLL configurations 1, 2 and 3, respectively, with
SM < 0. The step input in these simulations is very small and x ≈ y from Figure
3. Consequently, we expect the PLL to settle very quickly under these conditions.
Instead, we see significant ripple on the signal Ud. As illustrated for PLL configu-
ration 4 in Table 5, this ripple is oscillation caused by the injected noise.
The simulations with SM > 0 show Ud settling, albeit with extra noise caused
by the reduced SNR. The disparity between simulations with SM < 0 and SM >
0 illustrates the effectiveness of (14), even with approximations like (17) and the
limitations imposed by the simulation software.
16 R. J. A. Baker et al.




Parameter SM = -0.4 SM = 1.5
Stability Estimate Unstable Stable
Signal Step 2.56 V 3.65 V
Frequency Step 460 Hz 8700 Hz
Input SNR 37.79 dB 41.55 dB
Apparent SNR 41.72 dB –
5 Conclusions
This paper presents a new figure of merit, the stability margin, that is used to
predict PLL stability in the presence of noise. This quantity is calculated based
on the asymptotics of singular diffusions for a PLL with a multiplier type phase
detector and a passive lead-lag filter. Given a voltage input step and the quan-
tity of input-referred noise, the stability margin can be analytically calculated for
a PLL. Simulation results for a series RLC circuit and four PLL configurations
demonstrate the stability margin predicting the onset of instability. The method-
ology presented in this paper is expected to assist in PLL design by providing an
accessible assessment of stability in the presence of noise.
Acknowledgements We thank Professor Andrew Heunis for bringing Theorem 1 to our
attention.
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